Digital Electronics

Course: M.Sc. Code: IJ-518 Branch: Physics Year: 2023

Download Original PDF

Get the official Barkatullah University print version scanned document.

Download/Print

🤝 Help Your Juniors!

Have previous year question papers that aren't on our website? Help the next batch of students by sending them to us! With your consent, we will proudly feature your name as a Top Contributor on our platform.

Submit Papers 📩
Roll No ...
Total No. of Questions : 11
Total No. of Printed Pages : 6

M.Sc. IIIrd Semester (Reg./ATKT)

Examination, 2022-23

Physics

Paper - III

Digital Electronics

Time : 3 Hours]
[Maximum Marks : 85

Note :- Attempt all the questions.

SECTION - 'A'
Objective Type Questions
1×10=10

1. Choose the correct answer :

(i) What is next four numbers in the hexadecimal counting sequence D9A, D9B, D9C, D9D

  1. D9E, D9F, D90, D91
  2. D9E, D9F, DA0, DA1
  3. D9E, E10, E11, E12
  4. D9E, D9F, D10, D11

(ii) The AND operation can be produced with

  1. Two NAND gates
  2. Three NAND gates
  3. One NOR gates
  4. Three NOR gates

(iii) When we demorganise $\overline{A}\ B$ weget.

  1. $\overline{A} \overline{B}$
  2. $\overline{A} + \overline{B}$
  3. $A+B$
  4. $A+ \overline{B}$

(iv) Which of the following Boolean Algebra rules is correct?

  1. $A \cdot \overline{A} = 1$
  2. $A + A \cdot \overline{B} = A + B$
Diagram for Question
  1. $A + \overline{A}\overline{B} = A+B$
  2. $(A+B)A = B$

(v) A Four variable Karnaugh map has

  1. 8 min terms
  2. 16 min terms
  3. 32 min terms
  4. 24 min terms

(vi) The invalid state of a NOR latch occurs when

  1. S = 1, C = 0
  2. S = 0, C = 1
  3. S = 1, C = 1
  4. S = 0, C = 0

(vii) A J-K Flip-flop is a device to

  1. divide the frequency by 2
  2. divide the frequency by 4
  3. generate waveform of same frequency as that of the input
  4. cannot be used for frequency division.

(viii) [Question stem missing, inferred: A full adder is composed of:]

  1. Two half-adders
  2. Two half-adders and a NOT gate
  3. Tow half-adders and an OR gate
  4. Two half-adders and an AND gate

(ix) A synchronous binary counter

  1. receives clock of flip-flop representing LSB
  2. receives clock of flip-flop representing MSB
  3. receives clock of all flip-flops
  4. None of the above

(x) A shift register consists of

  1. A latch
  2. A flip-flop
  3. A byte of storage
  4. Four bits of storage
SECTION - 'B'
Short Answer Type Questions
5×5=25

2. Describe in brief number system.

OR

What do you understand by Boolean Arithmetic.

3. What are codes ? Explain.

OR

How many types of gates are there ? What are their uses.

4. What is multiplexer ? Encoder and decoder.

OR

What do you understand by Ring counter.

5. What do you know about asynchronous c ounter.

OR

Explain BCD counter.

6. Explain digital and analog conversion.

OR

What is a complete DAC structure.

SECTION - 'C'
Long Answer Type Questions
5×10=50

7. Explain conversion of binary, octal and decimal number sys tem in detail.

OR

Describe is complement and 2'5 complement in detail.

8. Describe Demorgan theorem in detail. What are its applica tions.

OR

Describe NOR, XNOR, NAND gates. What is meant by adder and subtractor circuit. Explain in detail.

9. Describe flip-flop circuit in detail. What are J-K, R-S and J-K master slave flip-flop circuits.

OR

What do you know about shift registers, what is left and right shift registers.

10. What are counters ? What is synchronous and Asynchronous counters.

OR

Explain BCD counter and UP-down counter ?

11. Explain DAC structures. What is R-2R Ladder network method.

OR

Explain stair case method of analog and digital conversion.

What is single slope and equal slope method.